

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/075,774 02/14/2002		2/14/2002	Hideo Yamanaka	09792909-5337	9190		
26263	7590	11/15/2005	•	EXA	EXAMINER		
SONNENSO	CHEIN N	ATH & ROSEN	TRINH, HOA B				
P.O. BOX 06	1080				•		
WACKER DI	RIVE STA	TION, SEARS 7	OWER	ART UNIT	PAPER NUMBER		
CHICAGO, I				2814			

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

					AK			
		Appli	cation No.	Applicant(s)				
		10/07	75,774	YAMANAKA ET AL.				
	Office Action Summary	Exam	iner	Art Unit				
			H. Trinh	2814				
Period f	The MAILING DATE of this commun or Reply	ication appears or	n the cover sheet	with the correspondence addr	ess			
THE - External control	IORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUN unsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this come e period for reply specified above is less than thirty (3 D period for reply is specified above, the maximum st ure to reply within the set or extended period for reply reply received by the Office later than three months a led patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In a nunication. 0) days, a reply within the atutory period will apply a will, by statute, cause th	no event, however, may e statutory minimum of th and will expire SIX (6) Mo e application to become	a reply be timely filed hirty (30) days will be considered timely. DNTHS from the mailing date of this comm ABANDONED (35 U.S.C. § 133).	munication.			
Status								
1) 又	Responsive to communication(s) file	ed on 25 Septemb	per 2005.					
2a)□	•	2b)⊠ This action						
3)	Since this application is in condition	<i>,</i> —		atters, prosecution as to the n	nerits is			
,—	closed in accordance with the practi		•	· •				
Disposit	ion of Claims							
5)□ 6)⊠ 7)⊠	Claim(s) 1-66 is/are pending in the application. 4a) Of the above claim(s) 32-61 is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1-9 and 12-26 is/are rejected. Claim(s) 10,11,27-31 is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
Applicat	ion Papers							
9) 🗌	The specification is objected to by th	e Examiner.						
10)	The drawing(s) filed on is/are:	a) accepted of	or b) 🗌 objected t	o by the Examiner.				
	Applicant may not request that any obje	ction to the drawing	ı(s) be held in abey	ance. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including	the correction is re	equired if the drawir	ng(s) is objected to. See 37 CFR	. 1.121(d).			
11)	The oath or declaration is objected to	by the Examine	r. Note the attach	ed Office Action or form PTO	-152.			
Priority	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internation	documents have documents have of the priority doc nal Bureau (PCT	been received. been received in tuments have bee Rule 17.2(a)).	Application No en received in this National St	tage			
Attachmer	• •		_					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (P	TO 948\		v Summary (PTO-413) o(s)/Mail Date				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 or er No(s)/Mail Date			f Informal Patent Application (PTO-1	52)			

Application/Control Number: 10/075,774 Page 2

Art Unit: 2814

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 05/25/05 has been entered.

Election/Restrictions

2. Claims 32-61 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected group, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 09/26/05.

It is suggested that applicant cancels claims 32-61 in response to this office Action.

3. Applicant's election without traverse of Group I, claims 1-31, in the reply filed on 09/26/05 is acknowledged.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-9, 12-26 are rejected under 35 U.S.C. 102(e) as being anticipated by Yamazaki et al. (6,693,044). Yamazaki et al. (6,693,044) discloses a thin semiconductor film formation method for forming a polycrystalline or monocrystalline thin semiconductor film on a substrate, the method comprising:

As to claims 1, 2, a first step of forming a low-crystal-quality (col. 1, lines 46-49) thin semiconductor film 102 on the substrate 100; and a second step of performing lamp annealing (col. 6, line 62-67 and col. 13, lines 20-23) on the low-crystal-quality thin semiconductor film 102 so as to melt or semi-melt (col. 6, line 66) the low-crystal-quality thin semiconductor film or heat the low-crystal-quality thin while maintaining it in a non-melted state and then cool the low-crystal-quality thin semiconductor film thereby enhancing crystallization of the low-crystal-quality thin semiconductor film. See fig. 1E.

As to claims, 3, 12, wherein the first and second steps are performed repeatedly. See col. 7, lines 8-9.

As to claim 4, wherein the focused-light annealing is performed by scanning a focused light ray emitted from a lamp across the substrate such that zone melting recrystallization occurs or by successively scanning a plurality of focused light rays emitted from a plurality of lamps across the substrate such that multiple zone melting recrystallization occurs. See col. 2, lines 1-5.

As to claim 5, it is inherent that scanning is performed by moving the focused light rays emitted from the lamps while maintaining the substrate at a fixed location or by moving the substrate while maintaining the focused light rays at a fixed location. See col. 2, lines 1-5.

As to claim 7, wherein hot air or gas is blown against the front or back side or against both the front and the back sides of the substrate during the annealing process. See col. 6, lines 53-58.

As to claim 8, a proper amount of at least one kind of catalytic element is incorporated into the low-crystal-quality thin semiconductor film, and the second step is performed on the low-crystal-quality thin semiconductor film containing the at least one kind of catalytic element. See col. 6, lines 53-54, col. 12, lines 28-40.

As to claim 9, wherein the low-crystal-quality thin semiconductor film is converted into a large-grain polycrystalline form by performing the focused-light annealing. See col. 2, lines 1-5.

As to claim 13, the method further comprising the step of, before again performing the focused-light annealing, cleaning the surface of the polycrystalline thin semiconductor film or removing a low-quality oxide film from the surface of the polycrystalline thin semiconductor film by applying, to the polycrystalline thin semiconductor film, a hydrogen-based active species created by means of plasma discharge of hydrogen or a gas containing hydrogen or by means of a catalytic reaction, wherein, after completion of the cleaning step, a low-crystal-quality thin semiconductor film is formed and focused-light annealing is performed. See col. 6, lines 40-55.

As to claims 14, 20, wherein the focused-light annealing is performed in an ambient of reduced-pressure hydrogen, a gas containing reduced-pressure hydrogen, a vacuum, or an atmospheric-pressure nitrogen. See col. 6, lines 63-67.

As to claim 15, in the annealing step the substrate is heated lower than the strain point of the substrate. See col. 7, lines 4-11.

Application/Control Number: 10/075,774

Art Unit: 2814

As to claim 16, forming a protective layer 107 (fig. 5B) on the low-crystal-quality thin semiconductor film 103, 104,

As to claim 17, when the focused-light annealing is performed on the low-crystal-quality thin semiconductor film formed on the substrate or when the focused-light annealing is performed on the low- crystal-quality thin semiconductor film coated with a protective insulating film, the substrate is illuminated with the focused light ray emitted from the lamp from above or from below or from both above and below the substrate wherein the substrate is adapted to be transparent (col. 15, lines 11-25) to wavelengths smaller (col. 7, lines 46-48) than 400 nm when the light is applied from below.

As to claim 18, the film coated with protective film is formed into a shape of an island. See figure 5B.

As to claim 19, the illumination of focused light ray is performed in an ambient of atmospheric-pressure nitrogen or in air. See col. 6, line 65, col. 9, lines 26-27..

As to claim 21, the annealing is performed while applying a magnetic or electric field. See col. 7, lines 5-12.

As to claim 22, a film of amorphous silicon. See col. 6, line 62.

As to claims 23, 25, forming a thin film transistor, a circuit, an electronic apparatus, liquid display device. See col. 1 ,lines 15-30.

As to claim 24, wherein the focused-light annealing is performed after patterning the low-crystal-quality thin semiconductor film into a form (of one or more islands) corresponding to the channel region, the source region, the drain region, the diode, the resistor, or the electron emission element. See col. 14, lines 6-20.

Application/Control Number: 10/075,774

Art Unit: 2814

As to claim 26, wherein when a device such as a semiconductor device, an electro-optical display, or a solid-state imaging device, which includes an internal circuit and a peripheral circuit, is produced, a channel region, a source region, and a drain region of a thin-film insulated-gate field effect transistor of at least one of the internal circuit and the peripheral circuit are formed using the polycrystalline or monocrystalline thin film. See col. 14, lines 6-40.

Page 6

Allowable Subject Matter

- 3. Claims 10-11, 27-31, are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- The following is a statement of reasons for the indication of allowable subject matter:

 The prior art of record does not disclose or fairly suggest a method of fabricating a semiconductor device having a polycrystalline or monocrystalline thin film disposed on a substrate, the method including the step of forming a layer of a material such as sapphire well lattice-matched with the monocrystalline semiconductor in an area of the substrate where a device is to be formed, step includes forming a low- crystal-quality thin semiconductor film, which may or may not include one or more kinds of catalytic elements, on the crystal layer, and the second step includes performing a focused-light annealing process such that heteroepitaxy growth occurs on the layer acting as a growth seed thereby wherein the first converting the low-crystal-quality thin semiconductor film into the monocrystalline thin semiconductor film.

Response to Arguments

Applicant's arguments filed 09/26/05, have been fully considered but they are not persuasive.

In the remarks, applicant contends that Yamazaki does not include the limitation in the newly amended claim 1 which states "...lamp annealing". However, Yamazaki meets the limitation because the term "lamp" annealing (col. 13, lines 20-23). Therefore, Yamazaki meets every limitation of the claims in the present application.

For the foregoing reason, the rejection is maintained.

Conclusion

Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Vikki Trinh whose telephone number is (571) 272-1719. The Examiner can normally be reached from Monday-Friday, 9:00 AM - 5:30 PM Eastern Time. If attempts to reach the examiner by telephone are unsuccessful, the Examiner's supervisor, Mr. Wael Fahmy, can be reached at (571) 272-1705. The office fax number is 703-872-9306.

Any request for information regarding to the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Also, status information for published applications may be obtained from either Private PAIR or Public Pair. In addition, status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. If you have questions pertaining to the Private PAIR system, please contact the Electronic Business Center (EBC) at 866-217-9197 (toll free).

Application/Control Number: 10/075,774 Page 8

Art Unit: 2814

Lastly, paper copies of cited U.S. patents and U.S. patent application publications will cease to be mailed to applicants with Office actions as of June 2004. Paper copies of foreign patents and non-patent literature will continue to be included with office actions. These cited U.S. patents and patent application publications are available for download via the Office's PAIR. As an alternate source, all U.S. patents and patent application publications are available on the USPTO web site (www.uspto.gov), from the Office of Public Records and from commercial sources. Applicants are referred to the Electronic Business Center (EBC) at http://www.uspto.gov/ebc/index.html or 1-866-217-9197 for information on this policy. Requests to restart a period for response due to a missing U.S. patent or patent application publications will not be granted.

Vikki Trinh, N Patent Examiner AU 2814

PRIMARY EXAMINER